

<b>Notice of References Cited</b>	Application/Control No. 10/650,222		Applicant(s)/Patent Under Reexamination. KAPUR ET AL.	
	Examiner Cynthia Britt		Art Unit 2117	Page 1 of 1

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2004/0019844 A1	01-2004	Goodnow et al.	714/798
*	B	US-2005/0058080 A1	03-2005	Fiddes et al.	370/242
*	C	US-5,334,962 A	08-1994	Higgins et al.	333/247
*	D	US-5,390,199 A	02-1995	Ajima et al.	714/819
*	E	US-6,396,889 B1	05-2002	Sunter et al.	375/376
*	F	US-7,168,027 B2	01-2007	Lee et al.	714/775
*	G	US-2005/0071399 A1	03-2005	Bonaccio et al.	708/250
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	KR 2003018996 A	03-2003	Korea, Republic	KIM, H S	G11C 29/00
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"Built-in testable error detection and correction" by Katoozi et al. Solid-State Circuits, IEEE Journal of Publication Date: Jan 1992 Volume: 27, Issue: 1 On page(s): 59-66 ISSN: 0018-9200 INSPEC Accession Number: 4123101
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.